In the integrated circuit (IC) fabricating process, a suitable surface treatment in addition to standard RCA cleaning is required to completely remove contaminants of organic materials or metallic ions contained in the native oxide and reduce surface microroughness. It is well known that surface microroughness at the SiO 2 -Si interface has a significant effect on the electrical properties of metaloxide-semiconductor (MOS) devices as gate oxide scales down to nanometer size. 1 A silicon surface with no native oxide and full hydrogen-passivated surface is an important issue to be assured of high breakdown field, high charge to breakdown, and low leakage current. 1,2 In the literature, a promising dry cleaning technology of plasma etching was shown to remove oxygen from the Si surface effectively, as well as improve charge to breakdown; however, the Si surface was roughened with plasma-damaged lattices. [3] [4] [5] [6] Other newly developed dry cleanings, including laser cleaning for the removal of surface particles, 7 gas-phase surface cleaning using anhydrous HF/methanol, UV/Cl 2 , and UV/O 2 , 8, 9 in situ cleaning in a hydrogen ambient at atmospheric pressure using HF and HCl gas, 10 and Cl radicals generated with UV irradiation, 11 were investigated. These dry cleaning methods showed effective removal of submicron particles, 7 native oxides, 9,10 and Fe contaminants. 11 Nevertheless, dry cleaning showed inferior performance, for example, for Ca removal and surface microroughness, 8 in comparison with wet cleaning. As an alternative, a convenient method of cleaning technology based on H 2 O 2 chemistry in semiconductor manufacturing process has been demonstrated to be the most efficient wet cleaning method before the growth of thermal oxide. Many novel wet cleaning methods have been proposed in the literature, such as HF/deionized (DI) water/O 3 /megasonics cleaning, 12 ozonized water/diluted HF, 13 modified RCA cleaning, 14 HNO 3 -HF system, 15,16 HF-last cleaning process, 17 and HF-H 2 O 2 system, 18 which were utilized in addition to the standard RCA cleaning process. It was shown that low surface microroughness and a high degree of surface passivation were achieved and consequently the oxide quality of thermally oxidized silicon was remarkably improved.
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In this paper, the effects of various surface treatments (or cleaning processes) are investigated to clarify the improvement of oxideSi interface and oxide quality of liquid-phase deposited fluorinated silicon oxides (LPD-SiOF). In the previous works of the LPD method, it can be summarized that (i) dilute hydrofluoric acid was used to remove the native oxide in addition to RCA cleaning [19] [20] [21] [22] [23] ;
(ii) a combination of acetone and methanol followed by a HF dip was used to initially clean Si substrates. 24 Breakdown fields as high as 8-9 MV/cm and average interface trap density of 10 11 eV Ϫ1 cm Ϫ2 were achieved. However, to our knowledge, no similar study for the effect of surface treatment on LPD-SiOF films has been proposed. Because the oxide growth mechanism of LPD-SiOF (i.e., deposition) is different from that of thermal oxide 25 (i.e., oxidation) but much similar to chemical vapor deposited (CVD) oxide, the interface property is unavoidably affected by the degree of surface cleanliness. For the consideration of thin oxide growth, surface microroughness and surface passivation would both affect the oxide quality in LPD oxides. In this study, some etching solutions were prepared after the standard RCA cleaning to etch the native oxide formed during RCA cleaning. A detailed and complete oxide growth mechanism was suggested in relation to surface treatments since interface properties are strongly dependent on surface morphology. Oxide quality improvements including breakdown field and average interface trap density after various surface treatments were investigated. Moreover, it has been widely used in semiconductor manufacturing processes of high temperature thermal annealing to densify the oxide films. A high temperature thermal annealing, such as N 2 furnace annealing, 19 rapid thermal oxidation (RTO), 26 O 2 and H 2 plasma, 27 and rapid thermal nitridation (RTN) 28 tends to alter the oxide bonding characteristics, leading to a denser oxide network and/or strengthening of Si-O bonds near the oxide-Si interface by reducing oxygen vacancies. Therefore RTA is also employed in this study to drive fluorine out of LPD oxides and densify LPD-SiOF films since this is an effective and rapid annealing for future ultralarge scale integrations (ULSIs). It was found that oxide breakdown field and interface properties were clearly improved.
Experimental n-Type silicon wafers with (100) orientation and resistivity of 9-12 ⍀-cm were used as the substrates. For RCA cleaning, substrates were boiled in an APM solution (NH 4 by APM and HPM were dipped into different etching solutions (see Table I ) to remove native oxides completely and achieve a hydrogenpassivated surface.
Afterward, a growth solution consisting of hydrofluorosilicic acid concentration of 1.8 mol/L and DI water was prepared for LPDSiOF to deposit on surface-cleaned substrates. The deposition temperature was adjusted to 30ЊC. Details of the experimental process are in our previous study. 29 The surface-etched substrates were delivered into the LPD growth system immediately to suppress native oxide growth. The thickness of LPD-SiOF film was controlled to 10 nm, which was deposited on patterned substrate. Then aluminum was deposited by thermal evaporator and lifted off. A postmetallization annealing of 400ЊC for 30 min in nitrogen ambient was employed. As for the RTA process, the substrates were annealed at 950ЊC for 150 s in nitrogen ambient.
Both the as-deposited and RTA samples were delivered to capacitance-voltage (C-V) measurement to calculate the average interface trap density, a method proposed by Jakubowski et al. 30 where the errors were within 5% compared to the Terman method. 31 A currentvoltage (I-V) measurement was used to evaluate the breakdown field. The I-V characteristics were measured by the dc ramp method with a ramp rate of 0.2 V/s and a positive gate bias. The criterion for the breakdown field was defined that a large leakage current of 10 mA/cm 2 was reached or a catastrophic breakdown occurred. Effects for various surface-etching processes on the electrical properties were compared.
Results and Discussion Characteristics of surface treatments on Si surface.-As listed in Table I , six etching solutions based on HF were utilized in this study. The step of aqueous HF dipping is important because all native oxides formed during RCA cleaning are removed. Subsequently, a hydrogen-passivated surface can be easily formed on silicon substrate. A native-oxide-free surface prior to oxidation is crucial for ultrathin thermal oxide growth since the native oxide contains many pinholes and defects, and thus degrades the quality of whole oxide. 1 Sample CN-1 was prepared with a short time dip (i.e., 15 s) of HF/H 2 O ϭ 1:40 and DI water rinse. Samples CN-3A and CN-3B were both dipped into HF/MeOH ϭ 1:10 for 30 s; however, no DI water rinse was prepared for CN-3A. The use of MeOH instead of H 2 O has been confirmed 1 for the reduction of stress-induced leakage current (SILC) and increase of dielectric breakdown and charge to breakdown because hydrogen-passivated surface and reduced surface microroughness were achieved. Furthermore, a rinse in DI water destroys most of the hydrogen-passivated surface, and then promotes the growth of the native oxide. Sample CN-4B received a two-step HF/H 2 O dipping (i.e., etched r rinsed r etched). The etching processes of CN-5B and CN-6B were of similar etching solutions, a HNO 3 /HF/H 2 O called slight etch (SE) solution and a HNO 3 /HF/H 2 O 2 called controlled slight etch (CSE) solution. 15, 16 After finishing the last three etching processes, the substrates were immediately dried with nitrogen blown without a DI water rinse.
These etching processes right after the RCA cleaning process tended to modify surface properties remarkably. This can be explained by first noting the growth curves. As shown in Fig. 1 for the typical characteristics of oxide thickness vs. deposition time, obvious growth delay time (GDT) appears during the initial growth. The GDT for CN-1 is shorter (0 min, not shown in this figure) than CN-4B because CN-1 receives a 5 min DI water rinse. Owing to the growth of native oxide, no GDT is observed. GDT is estimated to be within 12 min when a two-step etching process (CN-4B) is used. For the same reason, CN-3B shows shorter GDT (2 min, not shown in this figure) than CN-3A because of the DI water rinse. Interestingly, no GDT is seen in CN-5B, which is believed to be due to the growth of native oxide during the etching process by the oxidized reaction of HNO 3 and Si. 16 On the contrary, CN-6B used H 2 O 2 instead of H 2 O to suppress the autocatalytic reaction of HNO 3 with Si, hence little native oxide was obtained (GDT ϭ 5 min, not shown in this figure). Furthermore, chemical oxides formed by HNO 3 were etched off completely by HF because the rate-determining step was the oxidation of Si by HNO 3 . After the growth of the first atomic layer of LPD-SiOF, the deposition rate was almost the same, no matter which etching process was treated on Si substrate (i.e., surface-independent growth mechanism for LPD). It is therefore suggested that some surface modifications occur during the growth of LPD-SiOF for various surface treatments.
Initial LPD growth mechanism.-The explanations for GDT can be understood from the growth mechanism. Initially, the RCA-treated Si surface is full of chemically formed native oxide. Subsequent dipping in HF-based etching solutions with primary species of integral HF molecule leads to the fact that these molecules can easily insert themselves between Si and O of Si-O bond and leave Si-F on the sample surface. 23 The polar nature of the Si-F bond makes it susceptible to HF attack, which frees the SiF x species into the solution and simultaneously forms hydrogen termination. HF-treated Si(100) surface will therefore be covered mainly by Si-H and Si-H 2 bonds. The hydrogen on the Si surface will be replaced by hydroxyl through the reaction of
which is favorable for the growth of LPD-SiOF. 32 It is evident that GDT is present during the growth of LPD-SiOF, which is shown to be due to the native oxide-free surface. The deposition rate depends only on the reaction mechanism in the growth solution; that is, surface pretreatment shows no effect on the subsequent oxide growth. We have a preliminary result that surface treatment mainly affects the interface bonding configurations for LPD oxides and perhaps some leakage current paths caused by surface roughness are also taken into consideration. In the following discussions, effects of various surface treatments are shown and compared on the basis of breakdown fields and interface properties. Fig. 2 , where Fig. 2a shows oxide failure percentage for as-deposited LPD-SiOF and Fig. 2b shows oxide failure percentage after RTA. The range of the breakdown field is found between 3 and 11 MV/cm. This figure indicates an extrinsic breakdown which is due to impurity related reduction of effective oxide thickness. The incorporated fluorine atoms in the LPD oxide were considered to be the origin of impurity traps, which are evidently positive charges by high frequency C-V measurement that flatband voltage shifts to more negative axis. Oxide quality of breakdown endurance can also be improved by RTA treatment, as shown in Fig. 2b . After high temperature annealing for LPD-SiOF, the breakdown field increases to higher than 10 MV/cm on average. Some breakdown fields for RTA-treated LPD-SiOF can be even higher than 15 MV/cm. This high breakdown field is superior to that of plasma etching (4.4-9.6 MV/cm). 6 The improvement of oxide breakdown field after RTA is believed to be due to F driven out of LPD-SiOF film and hence the oxide bonding network rearranges to a denser structure. RTA is also supposed to change the bonding characteristics near the oxide-Si interface by reducing nonbridging oxygen centers and unbonded Si-O bonds, which are more evident and discussed in detail in the next section. It is therefore concluded that a high-temperature annealing obviously promotes the oxide quality to an intrinsic breakdown behavior.
Distribution of oxide breakdown field.-In this section, results for breakdown field of MOS capacitors with Si substrates treated by various etching steps are illustrated in
Average interface trap density.-In order to examine the changes of the Si-SiO 2 interface, the average interface trap density for both asdeposited and RTA LPD-SiOF were measured from C-V curves, which are shown in Fig. 3 . Moreover, the average breakdown fields for various treatment processes are also calculated to check the improvement shown in this study. It can be seen that sample CN-4B shows the lowest average interface trap density and highest average breakdown field for both as-deposited and RTA ones. Compared to CN-1, CN-4B was under a two-step etching process with heavily diluted HF concentration and longer etching time (refer to Table I ). It has been found that full passivation of the Si surface (hence the contact angle is larger than 70Њ) can be reached by the length of time of the HF dip. 34 In this study, a volume ratio of 1:200 for HF/H 2 O was used in order to slow down the etching rate so that surface microroughness was reduced. On the other hand, after a DI water rinse, partial reoxidation of the Si surface is reached and the contact angle is also decreased. It is important to note that only when full passivation of hydrogen is obtained, no reoxidation occurs during the DI water rinse while a small number of particles is observed after rinsing and drying. We found that CN-4B can meet the requirements described in the above.
In the case of RTA, average interface trap density was lowered to an order of less than 5 ϫ 10 10 eV Ϫ1 cm Ϫ2 . This value is much smaller than that (2-3 ϫ 10 11 eV Ϫ1 cm Ϫ2 ) in the plasma etching of CF 4 /H 2 gas mixture. 4 It is speculated that plasma etching produces the following damage: residue and surface film formation, contamination from etching species, and lattice damages, which will greatly influence the interface behavior of MOS devices. 5 It is interesting to note that average breakdown fields for all treatments after RTA were in the range of 10 to 11 MV/cm. We attempt to show the improve- Average breakdown field and average interface trap density for six treatments. CN-4B shows the lowest average interface trap density and highest average breakdown field, which is ascribed to full hydrogen-passivated surface and reduced surface microroughness (see Fig. 5 ). After the RTA process, all samples were increased to a sufficiently high breakdown field (10-11 MV/cm).
ment of the average breakdown field being ascribed to the densification of oxide film. The bonding strength of the Si-SiO 2 interface was determined by whether a completely hydrogen passivated surface was reached or not. According to the growth mechanism in the LPD system described in the section on the Initial LPD growth mechanism, a replacement of Si-H by Si-OH is beneficial for intermediate species in the growth solution to bond with OH on the Si surface. Lower average interface trap density of CN-3A to CN-6B than control one is a result of a high degree of hydrogen passivation.
Among these six treatments, both CN-1 and CN-3B received a DI water rinse before drying. In the literature, it has been reported that the reaction of H 2 O with the HF-treated Si surface obviously shows the appearance of surface OH groups Si-F ϩ H-OH r Si-OH ϩ HF followed by a rupture of Si-Si bonds and finally the formation of Si-O-Si bridges 35 Si-OH ϩ Si-OH r Si-O-Si ϩ H 2 O It was believed that eliminating water in the final step of treatment is preferable in the consideration of leakage current and charge to breakdown for thermal oxides. In Fig. 3 , the breakdown field of asdeposited CN-3B is a little smaller than CN-3A where no DI water rinse was done. It is interesting to find that the average interface trap density of the DI water rinsed sample is reduced compared to that without the DI water rinse. It is suspected to be a further modification of HF in the growth solution, as can be seen in the LPD reaction process
This will change the Si surface to be covered with full Si-H bonds. Nevertheless, in the next three etching processes (CN-4B, CN-5B, and CN-6B), no DI water rinse was used.
Comparing both SE (CN-5B) and CSE (CN-6B) with dilute HF (CN-4B), a great difference of average breakdown field and average interface trap density is obtained. The CSE solution has been found to reduce the surface concentrations of Fe and Cu ions and to suppress the average surface microroughness increase in comparison with SE solution. The SE cleaning process is not so effective as dilute HF and CSE since HNO 3 will oxidize Si surface. In the previous report, 5 SE slightly dissolves the Si surface and the microroughness becomes worse while the CSE etches native oxide. Meanwhile, the average breakdown field for SE was 8.1 and 11.5 MV/cm for CSE. In comparison, our LPD-SiOF deposited on CSE-treated surface shows comparable breakdown field (10 MV/cm) as thermally oxidized surface for as-deposited and RTA one. The average interface trap density was as low as 6 ϫ 10 10 eV Ϫ1 cm Ϫ2 . The evident increase of the average breakdown field and decrease of average interface trap density by RTA are clearly seen.
Surface microroughness for various treatments.-Since surface microroughness has a severe influence on thin oxide quality, the best treatment is shown by surface image of the six treatments. Figure 4 illustrates the atomic force microscopy (AFM) surface images for six surface-cleaned Si substrates. The scanning area of each substrate is 2 ϫ 2 m. These pictures indicate that the surfaces are lumpy, especially for CN-1, 3A, 5B, and 6B. Some black features are found, and they may be particles due to environmental contaminations. Figure 5 gives the mean microroughness (Ra) for the Si surface treated with six etching solutions. Ra for CN-4B is 0.1 nm and that for CN-5B is 0.761 nm. In the literature, 14, 36, 37 it has been confirmed that the increase of surface microroughness would severely degrade the breakdown characteristics (E BD and Q BD ) of a thin oxide with a thickness of 8 nm and below. This is due to effective oxide thickness reduction, which means that some areas of extremely thin oxides exist and the current can flow through these tunneling paths easily. In comparison with the breakdown field in Fig. 3 , it is evident that the E BD is in direct relationship with Ra, with the exception of CN-1. From CN-1 and CN-4B, it is further concluded that a longtime etch with greatly diluted HF/H 2 O solution could effectively reduce the surface microroughness. The AFM image of CN-5B contains many grains, due to the oxidation of Si by HNO 3 during the surface etching process. CN-6B shows reduced Ra because H 2 O 2 suppresses the autocatalytic reaction of HNO 3 and Si. The surface microroughnesses in this study are found to be comparable to other etching processes with microroughness of 0.1-1 nm. [14] [15] [16] [17] [18] Conclusions Six different etching solutions, including dilute HF, methanol/HF, HNO 3 /HF/H 2 O, and HNO 3 /HF/H 2 O 2 , were used as surface treatment processes right after the standard RCA cleaning. These surface etching steps lead to a large variation of the degree of hy- drogen passivation, which greatly affects the LPD-SiOF growing mechanism for the surface bonding process, and hence a prominent GDT is observed (<12 min). The breakdown distributions of RTA LPD-SiOF were found to be greatly improved (18% improvement) compared to as-deposited LPD-SiOF. This is believed due to densification of the oxide network by driving out fluorine atoms. It is found that a two-step dilute HF (1:200 for HF/H 2 O) etching process can meet the requirements in ULSI fabrication in terms of high breakdown field (ϳ10 MV/cm) and sufficiently low interface trap density (ϳ10 10 eV Ϫ1 cm Ϫ2 ). Furthermore, the RTA process can both improve the oxide quality and Si-SiO 2 interface characteristics (33% reduction). Breakdown fields were demonstrated to be related to surface microroughness of various etching processes. A two-step etching process shows the lowest microroughness of 0.1 nm. 
